Design two 64-bit adders, including figures showing the connections
What is the delay, in units of gate delays, for each of the adders?
- A ripple carry adder using 64 one-bit full adders.
- A full carry-lookahead adder.
How would the delays for your 64-bit adders generalize to an -bit adders?