

CS 411 Translation-Lookaside
Buffers

(1)

Problem: Paging increases memory access time by 2.

Solution: Cache a subset of a process' page table in the MMU - TLB

What is caching?

- A technique used to ~~increase~~ decrease the latency of some part of the memory hierarchy or increase the apparent size of some part of the memory hierarchy.

Latency \equiv Response time

Memory Hierarchy

CPU Registers

→	Data/ Instruction Caches TLB	Decrease RAM latency
---	---------------------------------	-------------------------

RAM

Block Cache - Windows Ready Boost
Linux Bcache

SSD/HDD Storage

"Offline" Storage
USB Flash

Virtual Memory - Next - is used
to increase the apparent size of
RAM.

(3)

Effective RAM Access time

~~with~~ No TLB:

$$EAT = 2 A_{TR}$$

A_{TR} - RAM access
time for a
single R/W

With a TLB:

$$EAT = A_{TR} + [P A_{TT} + (1-P) A_{TR}]$$

A_{TT} - TLB access time

P - probability of TLB "hit"

$$0 \leq P \leq 1$$

Caches are "content addressable
memories"

- (Key, Value) pairs
like a dictionary or
a hash table

4

TLB -

Key is page #

Value is page table entry
for the page #

Design issues -

- TLB size
- Replacement Policy
- Context Switches
 - Flush
 - Add "PIP" to Key