



(1)

## (S 4)) Paging

Idea: Break a process' virtual address space into fixed-size blocks (pages) :



These pages are placed into page frames in physical memory :




(2)


Pages and page frames are the same size, a power of 2, to simplify address translation.

If page size is  $2^P$  then page offset is  $P$  bits

Virtual address:




Physical address:



For now, we assume  $n \leq m$

(3)

## Address Translation :



The page table is an "array" of page table entries, indexed by page #

## Page Table Entry:

|         |             |
|---------|-------------|
| Frame # | J   R/W   E |
|---------|-------------|

The page table is stored in memory, in Kernel space

Each process has its own page table

(4)

## Problems with Paging

① It ~~They~~ increases memory access time

② Page tables consume Memory

Assume a 32-bit virtual address

with a page size of 4KB

$$4KB = 2^{12}$$

The page# field is  $32 - 12 = 20$

bits in size. Therefore,

the page table has  $2^{20}$  entries. Assuming each entry

is 4 bytes, the page table

$$\text{is } 2^{20} \times 4 \text{ bytes} = 4 \text{ MB in size}$$

Phoenix has 800 processes running

The total size of all page tables

$$\text{is } 3.2 \text{ GB, } 4\% \text{ of memory}$$

(5)

### (3) Internal Fragmentation

#### Questions

(1) For a system with a page size

of 1KB, Virtual address space

of ~~512~~ 4MB, and a physical  
memory of 512MB

What is the layout of a

Virtual address and a Physical  
address?

How large is the page table?

Assume 3 control bits per page  
table entry

(2) Problem 2 in the text with

- u 50