



(1)

# CS 471 Paging

Idea: Break a process' Virtual address space into fixed-size blocks (pages):



These pages are placed into page frames in physical memory:




(2)


Pages and page frames are the same size, a power of 2, to simplify address translation

If page size is  $2^p$  then page offset is  $p$  bits

Virtual address:




Physical address:




For now, we assume  $n \leq m$

# Address Translation :



The page table is an "array" of page table entries, indexed by page #

## Page Table Entry:



The page table is stored in memory, in kernel space  
 Each process has its own page table

# Problems with Paging

① I+T~~head~~ increases memory access time

② Page tables consume memory

Assume a 32 bit virtual address with a page size of 4KB

$$4K = 2^{12}$$

The page # field is  $32 - 12 = 20$  bits in size. Therefore,

the page table has  $2^{20}$  entries. Assuming each entry is 4 bytes, the page table is  $2^{20} \times 4 = 4MB$  in size

Phoenix has 800 processes running  
The total size of all page tables is 3.2 GB, 4% of memory

## (3) Internal Fragmentation

### Questions

(1) For a system with a page size of 1KB, virtual address space of ~~512~~ 4MB, and a physical memory of 512MB

What is the layout of a virtual address and a physical address?

How large is the page table?

Assume 3 control bits per page table entry

(2) Problem 2 in the text with  
- a 50