

Xilinx Test Programs

Tom Kelliher, CS 240

Apr. 5, 2006

This document will describe how to:

1. Run the test programs.
2. Assign pin constraints for problem 6-35.
3. Assign pin constraints for the second part of problem 6-21

Note: All reset signals are active low. This is contrary to the textbook. Deal with it.

1 Running the Test Programs

1. Download the two test driver programs from the class Web site. They are named `comp2.exe` and `handshake.exe`. Source code is available for your inspection.
2. Configure the FPGA with a bitstream. Then, open a command line window. Usually, you do this by selecting MSDOS prompt from the Programs menu. In the X Lab, from the Start menu open the Run box, type `command`, and press Enter.
3. Using `cd` in the command line window, navigate to the folder containing the executable test program. Type its name and press Enter. It will begin to run.

2 Pin Constraints for Problem 6-35

The optional active low reset signal is used for initialization.

Signal	Location
<code>clk_ext</code>	P50
<code>reset</code>	P48
<code>X</code>	P42
<code>Y</code>	P47
<code>Z</code>	P40

3 Pin Constraints for 2nd Part of Problem 6-21

Signal	Location
<code>clk_ext</code>	P50
<code>reset</code>	P48
<code>R</code>	P42
<code>A</code>	P47
<code>E</code>	P40