Flip-Flops

Tom Kelliher, CS 220

Oct. 29, 2003

Administrivia

Announcements

Xilinx Tutorials. Tomorrow at 10:00, 11:00, 1:00? Friday?

Assignment

Read 4-4.

From Last Time

Sequential circuits and latches.

Outline

1. The problem with latches, again. Review of clocked SR latch.

2. Analysis of master-slave JK flip-flop.

3. Analysis of edge-triggered D flip-flop.

4. Characteristic tables.

Coming Up

Sequential circuit analysis.

Problems with Latches

1. Level sensitivity, transparency.

   Must use two-phase, etc. clocking.

2. Solution: Flip-Flops, which remove transparency and permit use of a single clock signal

Clocked SR latch:

Analyze Q, !Q with these input waveforms. Assume Q low initially.

JK Flip-Flop

Master-Slave device: ensures no transparency. While master (leading latch) is transparent, slave is latched and vice-versa.

When J and K are both high, toggles in a controlled manner.

Diagram:

Analyze P, !P, Q, and !Q with these input waveforms. Assume Q low initially.

Changes state on edge, but not edge-triggered: one's catching.

D Flip-Flop

Edge-triggered: samples input only during a clock transition.

Rising edge triggered D flip-flop. Figure 4-13 uses eight NAND gates and three inverters (verify for yourself). A slight improvement:

Analyze Q, !Q, !R, !S, T, and U with these input waveforms. Assume Q low initially.

Any one's catching?

Characteristic Tables

Compact way of representing flip-flop behavior.

1. JK flip-flop:

   

   Clock edge is implied in the transition from t to t + 1.

2. D flip-flop:

   

   Always loads. To control loading, use this circuit:

   

   Gating the clock signal leads to problems.