# Registers

Tom Kelliher, CS 220 Nov. 12, 2001

### 1 Administrivia

#### Announcements

Room for review tomorrow at 6:30? Specific questions e-mailed to me.

Return homework.

#### Assignment

Read 5-3.

#### From Last Time

VHDL for sequential circuits.

### Outline

- 1. Definitions.
- 2. Parallel registers.
- 3. VHDL for registers.

#### Coming Up

Serial registers.

### 2 Definitions

1. Register: A set of flip-flops which have common clock and control signals and load related bits — a whole word, data on a bus.


Examples: register file, MDR, MAR.

2. Counter: A register which passes through a pre-determined set of states. Usually they count by one from 0 to n-1.


Example: program counter.

## 3 Parallel Registers

Use a mux approach:



• • •



Gating the clock will save the muxes, but clock gating is usually a bad idea — clock skew problems.

- 1. Really bad: clockToFF = load and clock
- 2. OK: clockToFF = !load or clock

Show waveforms and show what skew looks like and why we care.

## 4 VHDL for Registers

- -- VHDL for 32 bit parallel load register with asynchronous low
- -- reset.

```
library ieee;
use ieee.std_logic_1164.all;
entity parallel_register is
  port (
    clock, load, reset_n : in std_logic;
                         : in std_logic_vector (31 downto 0);
                         : out std_logic_vector (31 downto 0));
    q
end parallel_register;
architecture dataflow of parallel_register is
  signal state : std_logic_vector (31 downto 0);
begin -- dataflow
  q <= state;
                                        -- Output process.
  state_reg : process (clock, reset_n)
  begin -- process state
    if (reset_n = '0') then
                                  -- asynchronous reset (active low)
      state <= X"00000000";
    elsif (clock'event and clock = '1') then -- rising clock edge
      if (load = '1') then
        state <= d;
      else
        state <= state;</pre>
      end if;
    end if;
  end process state_reg;
end dataflow;
```